Home
This Title All WIREs
WIREs RSS Feed
How to cite this WIREs title:
WIREs Data Mining Knowl Discov
Impact Factor: 4.476

A survey of digital circuit testing in the light of machine learning

Full article on Wiley Online Library:   HTML PDF

Can't access this content? Tell your librarian.

Abstract The insistent trend in today's nanoscale technology, to keep abreast of the Moore's law, has been continually opening up newer challenges to circuit designers. With rapid downscaling of integration, the intricacies involved in the manufacturing process have escalated significantly. Concomitantly, the nature of defects in silicon chips has become more complex and unpredictable, adding further difficulty in circuit testing and diagnosis. The volume of test data has surged and the parameters that govern testing of integrated circuits have increased not only in dimension but also in the complexity of their correlation. Evidently, the current scenario serves as a pertinent platform to explore new test solutions based on machine learning. In this survey, we look at various recent advances in this evolving domain in the context of digital logic testing and diagnosis. This article is categorized under: Algorithmic Development > Structure Discovery Technologies > Machine Learning Technologies > Prediction
Illustration of the PRPG‐selection method (Li et al., )
[ Normal View | Magnified View ]
An illustration of the ANN architecture used by Zhang et al. ()
[ Normal View | Magnified View ]
Defect classifier (L. R. Gómez & Wunderlich, )
[ Normal View | Magnified View ]
Flow for the classification of bridging defects (Nelson et al., )
[ Normal View | Magnified View ]
Three‐output classifiers where X is a feature vector with d elements, and y1, y2, and y3 are discrete variables denoting the classes (Huang et al., )
[ Normal View | Magnified View ]
An example of CGNN training‐vector (Chern et al., )
[ Normal View | Magnified View ]
Compressing binary failure vectors into an “integer failure vector” (Chern et al., )
[ Normal View | Magnified View ]
Automated die‐inking (Xanthopoulos et al., )
[ Normal View | Magnified View ]
Yield learning phases (Hora, Segers, Eichenberger, & Lousberg, )
[ Normal View | Magnified View ]
Multiple scan with response compactor (Mitra & Kim, )
[ Normal View | Magnified View ]
Intersecting output cones of two faults. O1, O12, and O2 are the set of output ports reachable from only f1, both f1 and f2 and, only f2, respectively
[ Normal View | Magnified View ]
Digital circuit testing. (a) Canonical structure of a digital circuit (Abramovici et al., ). (b) Test application of input patterns generated by ATPG, to a chip in the ATE (Bushnell & Agrawal, )
[ Normal View | Magnified View ]
Network architecture of GCN. Node embeddings are generated in Layer 1 and Layer 2. The fully connected (FC) third layer execute nodes classification (Ma et al., )
[ Normal View | Magnified View ]
A combinational circuit showing an X‐source (blue), the three partitions (blue), (brown), (green), and the gates directly fed by the X‐source (red) (Pradhan et al., )
[ Normal View | Magnified View ]

Browse by Topic

Technologies > Prediction
Technologies > Machine Learning
Algorithmic Development > Structure Discovery

Access to this WIREs title is by subscription only.

Recommend to Your
Librarian Now!

The latest WIREs articles in your inbox

Sign Up for Article Alerts